Early failure prediction by using in-situ monitors: Implementation and application results

In-situ monitor is a promising strategy to measure timing slacks and to provide pre-error warning prior to any timing violation. In this work, we demonstrate that the usage of in-situ monitors with a feedback loop of voltage regulation is suitable for process and temperature compensation. Index Terms — in-situ timing monitors, CMOS reliability, timing margin..